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[571 ABSTRACT 
A high-speed multiplexing system of keyboard data 
inputs in which keyboard entered data is sequentially 
and automatically sampled by the multiplexing system 
for input to a computer. More specifically, a system is 
disclosed whereby a plurality of data inputs from a 
plurality of keyboards are applied to a multiplexer hav- 
ing a single output connected to a computer. A se- 
quencer is provided which sequentially and automati- 
cally controls the multiplexer to sample each keyboard 
input in accordance with a predetermined sampling 
sequence. Whenever keyboard entered data appears on 
input lines to the multiplexer, the system inputs the 
keyboard data to the computer during a brief time inter- 
val in which tne multiplexer remains at the particular 
keyboard address or port. Thus, a high-speed sampling 
circuit is provided whereby the only operator action 
required is data entry through a keyboard. Priority or 
interrupt systems are not required, and the multiplexer 
merely samples each keyboard output continually at 
high speed according to a predetermined sequence. 
8 Claims, 5 Drawing Figures 
https://ntrs.nasa.gov/search.jsp?R=19810019276 2020-03-21T09:41:01+00:00Z
U.S. Patent Apr. 28, 1981 
K I  r KEYBOARD 
Sheet 1 of 3 4,264,984 
FIG. I 
86 
102 
B 
‘100 
FIG. 4 
RESUME 
SEQUENCE 
FIG. 5 
US.  Patent Apr. 28, 1981 Sheet 2 of 3 4,244,984 
U.S. Patent Apr. 28, 1981 Sheet 3 of 3 4,264,984 
4 4,264,984 
Ir 
HIGH-SPEED MULTIPLEXING OF KEYBOARD 
DATA INPUTS 
ORIGIN OF THE INVENTION 5 
The invention described herein was made in the per- 
formance of work under a NASA contract and is sub- 
ject to the provisions of Section 305 of the National 
Aeronautics and Space Act of 1958, Public Law 85-568 
(72 Stat. 435; 42 USC 2457). 
FIELD OF THE INVENTION 
The invention relates generally to systems for inter- 
facing a plurality of data entry means to a computing 
means, and more specifically to multiplexing systems in Is 
which data inputs are sampled and transferred to a 
computing system. 
BACKGROUND O F  THE INVENTION 
providing keyboard entered data to a computer operate 
on the basis of a keyboard operator generating an input 
message through a succession of depressions of one or 
more keys, and then upon completion of the message 
entry, pressing a transmit, execute, or end-of-message 25 
button. Upon receipt of this instruction providing sig- 
nal, an interfacing unit then provides a signal to the 
computer indicating that a message is ready and the 
keyboard from which the message originated. Then in 
accordance with a predetermined priority system either 30 
in the interfacing unit or in the computer, the message is 
transferred to the computer at an appropriate time. 
Therefore, as one can appreciate, a conventional system 
requires that the operator press more than just data- 
entry keys to input message data to the computer, thus 35 
10 
Conventional high-speed multiplexing systems for 20 
requiring more keyboard hardware, computer software 
and memory. 
As the number of keyboards increases, the greater 
effect these priority systems and associated waiting 
periods have on a rapid and economical transfer of data. 
A system according to the present invention eliminates 
the need for a priority sampling system and the need for 
accessing keyboards only when data is entered there- 
through. This is effected by a keyboard sampling or 
multiplexing system in which each keyboard is automat- 
ically, continually and sequencially sampled without 
any requirement for an operator to request access to a 
computer. 
SUMMARY OF THE INVENTION 
The invention provides a system for interfacing data 
entered at a plurality of data entry locations to a pro- 
cessing means. A multiplexer is provided which has 
inputs corresponding to each of the data entry locations 
and a single output corresponding to one of the inputs. 
A means is provided to automatically step the multi- 
plexer so as to sequentially and automatically connect 
each of the multiplexer inputs to the multiplexer output. 
In addition, the multiplexer inputs are continually sam- 
pled so that if any data entered at one of the data entry 
locations appears thereon, data will be transferred into a 
processing means which could be a computer. Upon 
transfer of the data, the processing means provides a 
“resume sequence” signal which causes removal of data 
from the multiplexer input, thereby allowing new data 
to be entered from the same keyboard and multiplexer 
sampling to continue. Should the computer refuse to 
accept data from the multiplexer output, a time-out 
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circuit is provided whereby sampling will be automati- 
cally continued after a predetermined length of time. 
Thus, the invention provides a means whereby data 
from a large number of data entry locations which 
could be keyboards can be automatically transferred to 
a computer without requiring any operator actions 
other than a manual entry of only data information. 
In a specific application, a plurality of keyboards 
comprise the data entry locations and are utilized in 
conjunction with a multichannel high resolution 
graphic display system controlled by a video processor. 
Each keyboard is associated with a video monitor and 
the keyboard operator can select a video display and 
display format which corresponds to data entered by 
keys on the keyboard. The video monitor provides an 
immediate visual indication to the keyboard operator as 
to whether keyboard entered instructions were prop- 
erly processed by the graphic display system. However 
other systems having a plurality of data entry locations 
could also utilize the interfacing means of the present 
invention. Multiple entries at a keyboard could be pro- 
cessed in accordance with appropriate software so that 
a plurality of keyboatd entries would comprise a single 
data input. 
BRIEF DESCRIPTION O F  THE DRAWINGS 
FIG. 1 is a block diagram of a system employing a 
keyboard sampler for interfacing a plurality of key- 
boards to a computer; 
FIG. 2 is a block and logic diagram of the keyboard 
sampler shown in FIG. 1; 
FIG. 3 is a block and logic diagram of one of the 
decoders contained in the keyboard sampler of FIG. 2; 
FIG. 4 is waveform diagram taken at certain points in 
the decoder of FIG. 3; and 
FIG. 5 is a waveform diagram showing the relation- 
ship between the various control signals of the key- 
board sampler of FIG. 2. 
DETAILED DESCRIPTION 
As required, a detailed illustrative embodiment of the 
invention is disclosed herein. This embodiment exempli- 
fies the invention and is currently considered to be the 
best embodiment for such purposes. However, it is to be 
recognized that other means for providing data from an 
input keyboard to a multiplexer, and other means for 
sequentially and automatically stepping a multiplexer 
could be utilized. Accordingly, the specific embodi- 
ment disclosed is representative in providing a basis for 
the claims which define the scope of the present inven- 
tion. 
As previously described, the invention provides a 
means for sequentially and automatically connecting a 
plurality of keyboards to a computing or processing 
means, the connecting being accomplished by a multi- 
plexer. The multiplexer is stepped by an automatic se- 
quencing means which also provides a digital identifier 
corresponding to the connected keyboard. When the 
multiplexer input corresponding to the connected key- 
board contains entered data, a request signal is gener- 
ated which is utilized by the processing means to indi- 
cate that the multiplexer output contains keyboard en- 
tered data. Normally the keyboard data will be entered 
to the processing means during the interval between 
steps of the automatic sequencing means, however the 
invention also provides a means whereby the multi- 
plexer will not begin stepping again until the processing 
4,264,984 
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means has received the data present at the multiplexer A 16x4 multiplexer 20 (the 16 referring to the num- 
output. Yet another provision is included so that a mal- ber of input channels and the 4 referring to the number 
functioning keyboard or processing means will not be of lines per channel), which is controlled by a sequencer 
able to indefinitely disable the multiplexing system. This 22 to be explained in detail below, sequentially connects 
provision incorporates a time-out circuit which rehiti- 5 each of the sets of decoder output line sets Ll-Li6 to 
ates sequencing a predetermined time after data Sam- four computer interface lines 24-27. A clock pulse gen- 
pling by the processing means is initiated, the predeter- erator 30 and a data sensing NOR gate 32 are provided 
mined time being on the order of milliseconds. In addi- to control the sequencer 22. If the computer interface 
tion, the sequencing means also provides the digital lines 24-27 are all low, i.e., correspond to zero, the 
identifier to the processing means which corresponds to 10 NOR gate Provides an output which is high, the output 
the connected keyboard. Thus, a keyboard sampling being supplied to a sequencer-controlling NAND gate 
system is provided whereby each keyboard is continu- 34. The clock Pulse generator 30 a h  Supplies output 
ally, automatically, and sequentially sampled without Pulses to the NAND gate 34- When a Pulse and a 
the necessity of request to transmit, execute or end-of- high Output from the gate 32 are present at the 
quencer 22 causing it to change a digital identifier ap- tems. 
paring on four multiplexer control lines 3639. Each 
comprises an interfacing change in a digital identifier causes the multiplexer 20 to 
message keys sometimes required by conventional sys- NAND gate 34 input* a pulse is provided to the 
Referring now to FIG, 1, a keyboard sampler 10 
between sixteen key- 
boards KI-Kl6 to a computer or processing means 14. 
Although sixteen keyboards have been chosen for ex- 2o corresponding to a 1, i*e*, a high 
step to the next decoder Output line set* If a data signal 
appears On any 
of the computer interface lines 24-27, the output of the emplary purposes, a much larger number of keyboards NOR gate 32 will be low, thereby preventing any pulses could be accomodated. In this embodiment, each key- from reaching the sequencer 22 through the NAND 
monitor MI-M16' and each keyboard entry designates a 25 plexer control lines 3639 are chosen to correspond to 
board K1-K16 is associated with a corresponding video gate 34, me digital identifiers appearing on the multi- 
specific video and video format. The the keyboard h i n g  sampled by the multi- 
and formats are to the plexer 20, As can been seen, the digital identifier pro- 
tors M1-MI6 by a graphic display control system l6 vided by the sequencer 22 is also supplied to the corn- 
controlled by the computer 14. The keyboard sampler puter via four sequencer/computer interface lines 
10 provides a rapid and efficient means of interfacing 3o 42-45. 
to the computer 14 which in turn controls the monitors number of output channels and the 1 referring to the 
associated with the various keyboards. As will become number of output lines per channel) also receives as an 
input the digital identifier from the sequencer 22 on four 
whereby a keyboard Operator needs to do is to de- 35 sequencer/demultiplexer interface lines 52-55 and gen- 
press a key corresponding to a desired display format, erates a reset signal at the appropriate time as will be 
although the keyboard Of computer could be explained below. The demultiplexer 50 provides the 
ured so that more than one key depression would be reset signal on the appropriate reset line R I - R I ~  corre- 
required for a desired display format. Auxiliary controls sponding to the decoder whose output is currently con- 
such as a transmit or execute key, or delays due to wait- 40 nected to the computer interface lines 24-27 as indi- 
ing in accordance with a Predetermined Priority corn- cated by the digital identifier from the sequencer 22. 
Puter interrupt system are not required ~ W X U I ~ ~  the The decoders DI-DI~ are configured so that a reset 
keyboard sampler continually, automatically, and se- signal on its corresponding reset line R I - R ~ ~  will reset 
Wentially samples each keyboard at high s p e d  in ac- its output to all zeros, thereby causing the NOR gate 32 
cordance with a predetermined order. 45 to become high and the sequencer 22 to output the next 
Referring now to FIG- 2, the keyboard sampler 10 is digital identifier. A demultiplexer controlling NOR 
shown having inputs from each Of the keyboards gate 58 provides a reset pulse to the demultiplexer 50 
Kl-Kl6 and outputs to the computer 14. Keyboards whenever signal either appears from a time-out circuit 
Ki-Kis have been chosen to be of the type in which one 60 or a computer interface logic circuit 62. The com- 
or more audio tones are generated in response to a Par- 50 puter interface logic circuit 62, sometimes referred as a 
ticular key being depressed. The invention is not in any handshake logic unit by those familiar with computer 
way limited to the use of a touchtone keyboard how- control circuits, is a standard circuit used by two com- 
ever. In the exemplary embodiment, a four-bit byte has puting systems having asynchronous clocks and is de- 
been chosen for format definition, thereby allowing 15 scribed in U.S. Pat. No. 3,988,716. In operation, an 
format selection keys to be utilized from each of the 55  output from the data sensing NOR gate 32, designated 
keyboards K I - K I ~ .  The reason for 15 rather than 16 as a request signal, is provided to the computer 14 on a 
format selections is because one four-bit digital pattern request line 63. When the request signal changes to a 
must be reserved to correspond to no data entry at the low state, which indicates that keyboard entered data is 
keyboard and will be explained in detail below. A de- present on the computer interface lines 24-27, the com- 
coder corresponding to each keyboard D 1 - h  is pro- 60 puter 14 sends a response signal on a response line 64 
vided within the keyboard sampler 10, the decoder which in turn causes the computer interface logic cir- 
converting the tone corresponding to each of the 15 cuit 62 to generate a ready signal on a ready line 66 in 
format selection keys on the keyboard to a four-bit accordance with the teachings of the above-referenced 
digital signal which is provided on four output lines, patent. Upon receipt of the ready signal, the computer 
each of which comprises a set LI-L16 corresponding to 65 14 accepts data contained on the computer interface 
each of the decoders D I - D ] ~ .  A decoder output of all lines 24-27 and the keyboard identifier present on the 
zeros corresponds to no signal appearing on the key- sequencer/computer interface lines 42-45. The com- 
board output line. puter 14 removes the response signal on response line 64 
display requirements ofthe various keyboard Operators A 16x 1 demultiplexer 50 (fie 16 referring to the 
the keyboard lo provides a 
5 
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after accepting the data and digital identifier, thereby 
causing the computer interface logic circuit 62 to pro- 
vide a pulse to the demultiplexer controlling NOR gate 
58 which, as previously explained, causes the demulti- 
plexer 50 to generate a reset signal. In addition, the 5 
time-out circuit 60 is chosen so that it will also provide 
a pulse to the demultiplexer-controlling NOR gate 58 if 
a predetermined time lapses after the request signal on 
the request line 63 goes low. The time-out circuit 60 is 
controlled by pulses from the clock pulse generator 30. 10 
The time-out circuit 60 begins counting when the re- 
quest signal first appears on the request line 63. If the 
predetermined time chosen for the time-out circuit 60 
occurs before the request signal is removed, a pulse is 
supplied to the demultiplexer-controlling NOR gate 58, 15 
thereby removing data from the computer interface 
lines 24-27. This data removal allows the sequencer 22 
to output the next digital identifier, as previously ex- 
plained, which in turn causes the multiplexer 20 to step 
the next decoder output line set. The purpose of the 20 
time-out circuit 60 is to ensure that multiplexer stepping 
will continue if for some reason the commter 14 fails to 
accept data contained on the sequence; and computer 
interface lines 24-27 and 42-45. Two indicator lights 68 
and 70 have been provided to visually advise an opera- 
tor if the time-out circuit is being utilized, its utilization 
indicating that the computer 14 is not accepting data in 
a timely manner. 
As previously explained, each keyboard K I - K I ~  has 
an associated decoder D1-D16. In the exemplary em- 
bodiment being described, the keyboards are of the type 
which generate an audio frequency which is a discor- 
dant combination of two other frequencies, each gener- 
ated audio frequency being indicative of a specific key 
on the keyboard. These keyboards are well known in 
the art, one type of which utilizes a 466 integrated cir- 
cuit chip for coding and a 467 integrated circuit chip for 
decoding, both chips being manufactured by National 
Semiconductor Corporation. Referring now to FIG. 3, 
the first keyboard K1 has a tone containing output line 
71 which is connected to a tone-to-unary converter 72 
which provides an output on any one of 15 possible lines 
as shown at 73. Each of the output lines shown at 73 
correspond to a key being depressed on the keyboard 
KI. As previously explained, only 15 output lines are 
provided, since one of the four-bit digital combinations 
must be reserved to indicate that there is no keyboard- 
entered data present on the computer interface lines 
24-27 shown in FIG. 2. An output signal on any of the 
15 output lines of the tone-to-unary converter 72 is 
converted to a corresponding four-bit binary signal in a 
unary-to-binary converter 74. Four unary-to-binary 
converter output lines 75-78 are provided. As has been 
previously explained, an output on these lines 75-78 
corresponding to all zeros indicates that they do  not 
contain any keyboard-entered data. The digital data 
contained on the unary-to-binary converter output lines 
75-78 are held in a standard hold register 82, the output 
of which comprises the decoder output line set Ll going 
to the multiplexer 20. 
It is important that the appropriate four-bit digital 
signal is transferred to the hold register 82 when an 
operator depresses a key on the keyboard KI .  However, 
if the computer 14 properly accepts the data on the 
computer interface lines 24-27 and a reset signal is pro- 
vided to the hold register 82 on its corresponding reset 
line R1, it is important that that data not be reintroduced 
into the hold register 82 merely because an operator did 
25 
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not lift his finger quickly enough from the depressed 
key. Thus, it is necessary that the hold register 82 is 
updated only once for a given keyboard depression, 
irrespective of how long the key remains depressed. In 
order to effect this function, the four output lines 75-78 
from the unary-to-binary converter 74 are also con- 
nected to a NOR gate 84. When these lines 75-78 all 
have signals corresponding to zeros, the output of the 
NOR gate 84 is high as can be seen by referring to 
waveform A of FIG. 4 as represented at 86. This high 
output is inverted by a first NAND gate 87 whose out- 
put comprises an input to a second NAND gate 88. In 
adpition, a high output from the NOR gate 84 charges 
a capacitor 90 through a resistor 92, thereby providing 
a high input to the second NAND gate 88. Thus, the 
second NAND gate 88 output is also a high signal as 
shown in waveform B of FIG. 4 at 96. However, when 
a high signal appears on any of the unary-to-binary 
converter lines 75-78, the output of the NOR gate 84 
goes low as is shown at 98 of waveform A. This low 
output 98 causes the output of the first NAND gate 87 
to go high; however, the output of the second NAND 
gate 88 will remain low as shown at 100 until the charge 
on the capacitor 90 discharges through the resistor 92. 
At this time, the output of the second NAND gate 88 
will go high as shown at 102. It is the pulse as repre- 
sented at 100 which then causes the hold register 82 to 
be set and to accept the binary output signals from the 
unary-to-binary converter 74. However, the hold regis- 
ter 82 is constructed so that it can only accept data 
during a time when waveform B is in a low condition, 
thereby insuring that the hold register 82 can only be 
updated once for a single keyboard depression. As can 
be seen by again referring to FIG. 4, even though wave- 
form A shows that the keyboard was depressed for a 
significant period of time as shown at 98, only one set 
period as shown in waveform B at 100 occurred. Thus 
even though a reset signal R1 cleared the contents of the 
hold register 82, the hold register 82 will not be updated 
until the unary-to-binary converter output lines 75-78 
return to zero, thereby allowing the capacitor 90 to 
agairi assume a charge corresponding to a high output 
from the NOR gate 84. 
Operation of the keyboard sampler 10 can best be 
understood by referring to FIG. 2 in conjunction with 
FIG. 5 which shows the various timing waveforms of 
the system. The clock pulse generator 30 provides clock 
pulses at a frequency of 5 MHz as shown at 110. These 
clock pulses are supplied to the computer interface 
logic circuit 62. The request signal 63' on the request 
line 63 is generated as previously explained when data 
appears on the computer interface lines 24-27. When 
the computer 14 receives the request signal 63' it sends 
a computer response signal 64' to the computer inter- 
face logic circuit 62. Two clock pulses later the com- 
puter interface logic circuit 62 sends a ready signal 66' 
to the computer 14 which initiates the read-in process 
from the various interface lines 24-27 and 42-45. The 
computer read-in time is shown on the computer sample 
waveform 110 and is usually completed within the per- 
iod of a single clock pulse. Upon completion of the 
read-in process the computer 14 releases the response 
line 64' as shown at 112. At this time, the computer 14 
provides a resume sequence signal 114 which, though 
the computer interface logic circuit 62, is applied to the 
demultiplexer-controlling NOR gate 58, thereby caus- 
ing the request signal 63' to go high as shown at 116. 
4,264,984 
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This then causes the sequencer 22 to output the next 
digital identifier and multiplexer 20 stepping is resumed. 
It should now be appreciated that a keyboard sam- 
pling or interface system has been provided which al- 
lows continuous and automatic sequencing of a multi- 5 
plexer to sample data from the output of a plurality of 
keyboards, without requiring any ready, transmit Of 
interrupt entries to be made by the keyboard operator. 
said automatic sequencing means removal means 
comprises means for generating a removal signal 
for removing data from said hold register output 
means. 
3, The improved data sampling means of claim 2 in 
which said data from said plurality of data entry loca- 
tions comprises a predetermined number of tones, each 
of said decoders further comprising: 
means for converting said data tones to a plurality of 
binary signals; 
means for providing said binary signals to said hold 
register input means; and 
means for preventing said hold register input means 
from affecting said hold register output means 
more than once for each data entry from said data 
What is claimed is: 
1. In a system for interfacing data from a plurality of 10 
data entry locations to a processing means, an improved 
data sampling means comprising: 
a multiplexer having input means and output means; 
first means for continuously providing data from each 
of said plurality of data entry locations to said 15 
multiplexer input means; entry location. 
necting said multiplexer input means correspond- 
ing to each of said plurality of data entry locations 
order said entered data appearing at said keyboard sequencing means comprising: 
output means, said means for automatically sam- a sequencer having a plurality of output identifiers 
pling comprising a multiplexer having an output each of which corresponds to one of said plural- 
corresponding to said keyboard-entered data cur- ity of data entry locations; means for causing said sequencer to output each of said identifiers ac- 25 rently being sampled; 
means for identifying each of said keyboards being cording to a predetermined sequence; means for providing said sequencer output identi- sampled with an associated keyboard identifier, fiers to said multiplexer whereby said multi- said means for identifying comprising a sequencer plexer output means will contain data from a having a plurality of keyboard identifier outputs data entry location corresponding to said se- 30 
for controlling stepping of said multiplexer quencer output identifier; 
whereby said multiplexer samples said keyboard checking means for determining if data entered 
output means corresponding to said keyboard iden- from one of said plurality of data entry locations 
is present at said multiplexer output means, said tifier provided by said sequencer; 
checking comprising for develop- 35 means for determining if said multiplexer output cur- 
rent being sampled contains keyboard-entered ing a request signal whenever data entered at one 
of said plurality of data entry locations is con- data; 
tained at said multiplexer output means; means for providing said keyboard-entered data at 
means responsive to said checking means for pre- said multiplexer output and its associated keyboard 
venting said sequencer from changing output 40 identifier to said processing means, said processing 
identifiers until said multiplexer output means means comprising a means for providing a “resume 
does not contain data entered from one of said sequence” signal to indicate that said keyboard- 
plurality of data entry locations; entered data being sampled has been received by 
means for providing said request signal and said said processing means; 
sequencer output identifier to means for removing said keyboard-entered data cur- 
means; rently being sampled from said multiplexer output 
removal means for removing data from said multi- when said “resume sequence” signal is provided by 
plexer output means, said removal means being said processing means; and 
controlled by said processing means; means for delaying further automatic stepping of said 
a time-out circuit for generating a termination sig- 50 multiplexer until said keyboard-entered data cur- 
nal a predetermined time after said request signal rently being sampled is removed from said multi- 
is developed; plexer output. 
means for controlling said removal means by said 5. The system of claim 4 wherein said means for re- 
termination signal; and moving comprises: 
second means for providing data at said multiplexer 55 means for generating a “time-out” signal when a 
predetermined time has elapsed after current sam- 
2. The improved data sampling means of claim 1 in pling has been initiated; and 
which said first means comprises a plurality of decoders means responsive to said “resume sequence” signal 
each of which corresponds to one of said plurality of and said “time-out” signal for removing said key- 
data entry locations, each decoder comprising: board entered data currently being sampled from 
a hold register having a data input means and a data said multiplexer output. 
output means connected to said multiplexer input 6. The system of claim 5 further comprising a plural- 
means; ity of decoders one of which corresponds to each of said 
means for providing data from a corresponding data plurality of keyboards, each decoder comprising: 
entry location to said hold register input means 65 converting means for converting said keyboard en- 
whereby data related to said data from a corre- tered data into a plurality of digital signals; 
sponding data entry location appears at said hold a hold register having said digital signals as an input 
register output means; and and a plurality of output lines, each corresponding 
automatic sequencing IlleanS for con- 4. A system for interfacing entered data from a plural- 
ity of data entry keyboards each having an output 
to a processing means, comprising: 
to said multiplexer output means, said automatic 20 for automatically sampling in a predetermined 
processing 45 
output means to said processing means. 
60 
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to a location of one of said digital signals with 
respect to the other digital signals; and 
means connecting said plurality of decoder output 
lines to said multiplexer, said decoder output lines 
containing data corresponding to said keyboard 5 
entered data. 
dec,& 
ers further comprises means for connecting said hold 
register to said means for removing whereby said hold 
will contain digital signals corresponding to no data 
entered at that corresponding keyboard when said “re- 
sume sequence” signal appears or said predetermined 
time has elapsed. 
8. The system of claim 7 in which each of said decod- 
ers further comprises means for preventing said digital 
signals on said hold register output lines from being 
changed more than once for each keyboard data entry. 
7. The system of claim 6 in which each of 
register is reset so that said hold register output lines 10 * . + . .  
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